

CARTÃO DE REFERÊNCIA ABERTO



Instruções da Base de Números Inteiros: RV32I e RV64I				Instruções Privilegiadas para RV								
Categoria	Nome	Fmt	RV32I Base	+RV64I	Categoria	Nome	Fmt	Mnemônica do RV				
Shifts	Shift Left Logical	R	SLL rd, rs1, rs2	SLLW rd, rs1, rs2	Trap	Mach-mode trap return	R	MRET				
	Shift Left Log. Imm.	I	SLLI rd, rs1, shamt	SLLIW rd, rs1, shamt		Supervisor-mode trap return	R	SRET				
	Shift Right Logical	R	SRL rd, rs1, rs2	SRLW rd, rs1, rs2	Interrupt	Wait for Interrupt	R	WFI				
	Shift Right Log. Imm.	I	SRLI rd, rs1, shamt	SRLIW rd, rs1, shamt		MMU Virtual Memory FENCE	R	SFENCE.VMA rs1, rs2				
	Shift Right Arithmetic	R	SRA rd, rs1, rs2	SRAW rd, rs1, rs2	Exemplos das 60 pseudo-instruções do RV							
Shift Right Arith. Imm.	I	SRAI rd, rs1, shamt	SRAIW rd, rs1, shamt	Branch = 0 (BEQ rs, x0, imm)	J	BEQZ rs, imm						
Aritmética	ADD	R	ADD rd, rs1, rs2	ADDW rd, rs1, rs2	Jump (uses JAL x0, imm)	J	J imm					
	ADD Immediate	I	ADDI rd, rs1, imm	ADDIW rd, rs1, imm	MoVe (uses ADDI rd, rs, 0)	R	MV rd, rs					
	SUBtract	R	SUB rd, rs1, rs2	SUBW rd, rs1, rs2	RETurn (uses JALR x0, 0, ra)	I	RET					
	Load Upper Imm	U	LUI rd, imm									
Add Upper Imm to PC	U	AUIPC rd, imm										
Lógica	XOR	R	XOR rd, rs1, rs2		Extensão de Instrução Compactada (16 bits): RV32C							
	XOR Immediate	I	XORI rd, rs1, imm		Categoria	Nome	Fmt	RVC	RISC-V equivalent			
	OR	R	OR rd, rs1, rs2		Loads	Load Word	CL	C.LW rd', rs1', imm	LW rd', rs1', imm*4			
	OR Immediate	I	ORI rd, rs1, imm			Load Word SP	CI	C.LWSP rd, imm	LW rd, sp, imm*4			
	AND	R	AND rd, rs1, rs2			Float Load Word SP	CL	C.FLW rd', rs1', imm	FLW rd', rs1', imm*8			
AND Immediate	I	ANDI rd, rs1, imm			Float Load Word	CI	C.FLWSP rd, imm	FLW rd, sp, imm*8				
Comparação	Set <	R	SLT rd, rs1, rs2			Float Load Double	CL	C.PLD rd', rs1', imm	PLD rd', rs1', imm*16			
	Set < Immediate	I	SLTI rd, rs1, imm			Float Load Double SP	CI	C.PLDSP rd, imm	PLD rd, sp, imm*16			
	Set < Unsigned	R	SLTU rd, rs1, rs2		Stores	Store Word	CS	C.SW rs1', rs2', imm	SW rs1', rs2', imm*4			
	Set < Imm Unsigned	I	SLTIU rd, rs1, imm			Store Word SP	CSS	C.SWSP rs2, imm	SW rs2, sp, imm*4			
Desvios	Branch =	B	BEQ rs1, rs2, imm			Float Store Word	CS	C.FSW rs1', rs2', imm	FSW rs1', rs2', imm*8			
	Branch ≠	B	BNE rs1, rs2, imm			Float Store Word SP	CSS	C.FSWSP rs2, imm	FSW rs2, sp, imm*8			
	Branch <	B	BLT rs1, rs2, imm			Float Store Double	CS	C.FSD rs1', rs2', imm	FSD rs1', rs2', imm*16			
	Branch ≥	B	BGE rs1, rs2, imm			Float Store Double SP	CSS	C.FSDSP rs2, imm	FSD rs2, sp, imm*16			
	Branch < Unsigned	B	BLTU rs1, rs2, imm		Aritmética	ADD	CR	C.ADD rd, rs1	ADD rd, rd, rs1			
Branch ≥ Unsigned	B	BGEU rs1, rs2, imm			ADD Immediate	CI	C.ADDI rd, imm	ADDI rd, rd, imm				
Salto & Link	J&L	J	JAL rd, imm			ADD SP Imm * 4	CI	C.ADDI16SP x0, imm	ADDI sp, sp, imm*16			
	Jump & Link Register	I	JALR rd, rs1, imm			ADD SP Imm * 4	CIW	C.ADDI4SPN rd', imm	ADDI rd', sp, imm*4			
Synch	Synch thread	I	FENCE			SUB	CR	C.SUB rd, rs1	SUB rd, rd, rs1			
	Synch Instr & Data	I	FENCE.I			AND	CR	C.AND rd, rs1	AND rd, rd, rs1			
Environment	CALL	I	ECALL			AND Immediate	CI	C.ANDI rd, imm	ANDI rd, rd, imm			
	BREAK	I	EBREAK			OR	CR	C.OR rd, rs1	OR rd, rd, rs1			
Registrador de controle de Status (CSR)						eXclusive OR	CR	C.XOR rd, rs1	AND rd, rd, rs1			
Read/Write	I	CSRRW rd, csr, rs1			MoVe	CR	C.MV rd, rs1	ADD rd, rs1, x0				
Read & Set Bit	I	CSRRS rd, csr, rs1			Load Immediate	CI	C.LI rd, imm	ADDI rd, x0, imm				
Read & Clear Bit	I	CSRRC rd, csr, rs1			Load Upper Imm	CI	C.LUI rd, imm	LUI rd, imm				
Read/Write Imm	I	CSRRWI rd, csr, imm			Desloc	Shift Left Imm	CI	C.SLLI rd, imm	SLLI rd, rd, imm			
Read & Set Bit Imm	I	CSRRSI rd, csr, imm				Shift Right Ari. Imm.	CI	C.SRAI rd, imm	SRAI rd, rd, imm			
Read & Clear Bit Imm	I	CSRRCI rd, csr, imm				Shift Right Log. Imm.	CI	C.SRLI rd, imm	SRLI rd, rd, imm			
Loads	Load Byte	I	LB rd, rs1, imm			Desvios	Branch=0	CB	C.BEQZ rs1', imm	BEQ rs1', x0, imm		
	Load Halfword	I	LH rd, rs1, imm				Branch≠0	CB	C.BNEZ rs1', imm	BNE rs1', x0, imm		
	Load Byte Unsigned	I	LBU rd, rs1, imm			Salto	Jump	CJ	C.J imm	JAL x0, imm		
	Load Half Unsigned	I	LHU rd, rs1, imm				Jump Register	CR	C.JR rd, rs1	JALR x0, rs1, 0		
Load Word	I	LW rd, rs1, imm			Salto & Link	J&L	CJ	C.JAL imm	JAL ra, imm			
Stores	Store Byte	S	SB rs1, rs2, imm				Jump & Link Register	CR	C.JALR rs1	JALR ra, rs1, 0		
	Store Halfword	S	SH rs1, rs2, imm			Sistema	Env. BREAK	CI	C.EBREAK	EBREAK		
	Store Word	S	SW rs1, rs2, imm			+RV64I						
						LWU rd, rs1, imm			Extensão Compactada Opcional: RV64C			
						LD rd, rs1, imm			All RV32C (except C.JAL, 4 word loads, 4 word stores) plus:			
						SD rs1, rs2, imm			ADD Word (C.ADDW) Load Doubleword (C.LD)			
									ADD Imm. Word (C.ADDIW) Load Doubleword SP (C.LDSP)			
									SUBtract Word (C.SUBW) Store Doubleword (C.SD)			
									Store Doubleword SP (C.SDSP)			

Formatos de instrução de 32 bits

31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7			rs2		rs1		funct3		rd			opcode
I				imm[11:0]		rs1		funct3		rd			opcode
S				imm[12:5]		rs2		rs1		funct3		imm[4:0]	opcode
B				imm[12:10:5]		rs2		rs1		funct3		imm[4:1 11]	opcode
U				imm[31:12]						rd			opcode
J				imm[20 10:1 11 19:12]						rd			opcode

Formatos de instrução de 16 bits (RVC)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR	funct4			rd/rs1				rs2							op
CI	funct3		imm			rd/rs1				imm					op
CSS	funct3									rs2					op
CIW	funct3							imm					rd'		op
CL	funct3		imm			rs1'		imm		rd'					op
CS	funct3		imm			rs1'		imm		rs2'					op
CB	funct3		offset			rs1'				offset					op
CJ	funct3							jump target							op

Inteiro base RISC-V (RV32I / 64I), RV32 / 64C privilegiado e opcional. Registradores x1-x3 e o PC têm 32 bits de largura em RV32I e RV64I (x0 = 0).
 .RV64I adiciona 12 instruções para os dados mais amplos. Cada instrução RVC de 16 bits é mapeada para uma instrução RISC-V de 32 bits.